Real-Time Digital Signal Processing for the Generation of Optical Orthogonal Frequency Division Multiplexed Signals

Yannis Benlachtar, Philip M. Watts, Rachid Bouziane, Peter Milder, Robert Koutsoyannis, James C. Hoe, Markus Püscher, Madeleine Glick, and Robert I. Killey

Abstract—We investigate the design of a field programmable gate array (FPGA) based optical orthogonal frequency division multiplexing (OFDM) transmitter implementing real time digital signal processing at 21.4 GS/s. The transmitter was utilized to generate 8.34 Gbit/s QPSK-OFDM signals for direct detection. We study the impact of the finite resolutions of the inverse fast Fourier transform (IFFT) cores and the digital-to-analog converters (DACs) on the system performance. Furthermore, we describe a transmission experiment over 800 and 1600 km of uncompensated standard fiber with negligible OSNR penalties and BER < 10⁻³.

Index Terms—Optical orthogonal frequency division multiplexing, OFDM, FPGA, DSP, IFFT, digital-to-analog converter (DAC), optical transmission.

I. INTRODUCTION

ommunication networks form the backbone of the 21st century economy and modern society providing rapid access to and exchange of information around the globe. In the last few years, there has been a considerable increase in demand for higher bandwidth and more reliable data and voice services mainly driven by bandwidth-hungry applications such as multimedia and online social networks. This development has put serious strains on communication networks and exposed the limitations of current network architectures.

Higher capacity next-generation networks, that are low cost and reliable, are needed to satisfy future bandwidth and flexibility requirements. However, a major obstacle to implementing higher bandwidth architectures is the management of the optical signal degradation and therefore it has become necessary to develop novel techniques and modulation formats that are both spectrally efficient and resilient to fiber impairments. One such promising transmission technique is optical Orthogonal Frequency Division Multiplexing (OFDM). This modulation format is widely used in wireless communications such as LTE, Wi-Fi and WiMax and has recently gained a great deal of interest in optical communications from both the industrial and academic communities [1]-[23]. OFDM consists of dividing the bandwidth of the channel into many non-interfering (orthogonal) sub-channels which operate at a fraction of the aggregate speed of the main channel and therefore are less prone to fiber distortion. In addition to resilience, OFDM can achieve high spectral efficiency as it allows for the utilization of advanced coding formats such as quadrature amplitude modulation (QAM). Furthermore, the multiband technique in which many OFDM bands can be aggregated within a single optical channel, can relax the speed and bandwidth requirements of the signal converters while providing finer switching granularity and better network service flexibility [2].

There are two different methods of implementing optical OFDM systems: direct-detection and coherent detection. The transmitter architecture of the two schemes is essentially the same and they only differ in the receiver design. Direct-detection OFDM (DD-OFDM) has the advantage of a simpler and cheaper design as it only requires a single photodiode and digital signal processing (DSP) at the receiver albeit with reduced sensitivity and spectral efficiency [3]-[5]. Coherent detection OFDM (CO-OFDM) on the other hand achieves better sensitivity and spectral efficiency but needs a complex and more expensive receiver due to the requirement for phase and polarization tracking [6]-[8]. Major advances in terms of spectral efficiency, range and resilience have been achieved recently for both schemes. For instance, data rates between 10 and 100 Gbit/s have been experimentally demonstrated using direct-detection OFDM in short, medium and long-haul transmissions [9]-[11]. Similarly, 25-120 Gbit/s coherent
OFDM has been implemented in long and ultra long-haul transmissions [12]-[14]. WDM and multi-band OFDM experiments with data rates up to 1 Tbit/s and spectral efficiency of 7 bit/s/Hz have been shown [15],[16]. Furthermore, OFDM technology is ideally suited to provide the next generation of 100G Ethernet services in data centers and local area networks [17],[18] and may be scaled to allow for future Ethernet standards such as 400GbE and 1TbE using the multiband multiplexing technique.

However all this progress has been achieved by using arbitrary waveform generators (AWG) with offline processing at the transmitter and fast sampling oscilloscopes coupled with offline processing at the receiver. This method does not consider hardware limitations such as limited arithmetic resolution, latency and logic requirements. Since OFDM is a primarily digital technique, its adoption at optical communications line-rates has been dictated by the speed of DSP and signal converters (digital-to-analog (DAC) and analog-to-digital (ADC) converters). Recently, multi-gigabit per second DACs and ADCs have become commercially available making the development and implementation of optical OFDM possible. The high-speed DSP implementation can be achieved cost-effectively using field programmable gate arrays (FPGA). The availability of high-speed signal converters and FPGAs has led to the development of the first real-time optical OFDM systems [19]-[23].

We have recently published work on a 21.4 GS/s real-time FPGA-based optical OFDM transmitter [20], [21]. This was used to generate and transmit 8.36 Gbit/s digitally upconverted single sideband directly detected OFDM signals. In this paper we theoretically and experimentally investigate the impact of IFFT and DAC resolutions on the performance of such a system and propose new implementation and design guides. Additionally, we present a transmission experiment over 800 and 1600 km of uncompensated standard fiber using a 10-bit IFFT core and a 4-bit DAC. Section II describes the transmitter hardware design including the DSP part and the analog and optical frontends. Section III explains the IFFT design and algorithms. Section IV examines the theoretical impact of IFFT and DAC resolutions on the performance of the system using simulation. Section V presents an experimental investigation of the developed theory and also reports a transmission experiment of an 8.36 Gbit/s directly detected OFDM signal over 800 and 1600 km of uncompensated fiber.

II. TRANSMITTER HARDWARE DESIGN

The developed transmitter can be used with both coherent and direct detection receivers and, in this work, it has been adapted to the latter scheme. A guard band is needed in such schemes to ensure that no second order intermodulation products, from the nonlinear mixing of pairs of OFDM subchannels due to the square-law detector, fall on the used subcarrier frequencies. This guard band can be inserted using analog or digital techniques [4]. The former requires the use of analog mixers to up-convert the OFDM data to a desired frequency band and has the advantage of exploiting the full bandwidth of the DAC. The digital technique is much simpler and consists of inserting virtual carriers to create the guard band albeit with a lower spectral efficiency as only a quarter of the DAC’s bandwidth can be utilized. The top level design of the transmitter is shown in Fig. 1 (a). The transmitter consists of a DSP block, an analog part and an optical frontend. The hardware and FPGA design used in this work for generating 21.4 GSample/s signals has been previously reported in [24],[25]. Here we describe aspects of the design specific to OFDM generation. The DSP was performed on a Xilinx Virtex-4 (4VFX100) FPGA which was interfaced to a 21.4 GS/s, 4-bit resolution DAC constructed from discrete components (4:1 time division multiplexers, attenuators and a combiner) as described in [25]. The interface between the FPGA and DAC consisted of sixteen serial lines operating at 5.35 Gbit/s using the multi-gigabit transceivers (MGT) on the FPGA.

The analog front-end consisted of an amplifier, a Bessel low pass filter with a cut off frequency of 7.5 GHz (a synchronous digital hierarchy (SDH) filter) and a bias. Electrical I/Q mixing was not considered in this work. The amplifier output bias and gain were adjusted to optimize transmission performance before applying the signal to the Mach-Zehnder modulator (MZM). An optical filter was used following the MZM to generate the single sideband optical OFDM signal.

The FPGA functions, which were controlled using a 167.2 MHz clock, are shown in Fig. 1 (b). A bit sequence comprising a 2^15 DeBruijn pattern and synchronization overhead were stored in a read only memory (ROM) on the FPGA and a block of \( N = 50 \) bits was read out each clock cycle. The choice of \( N \) depends on the oversampling rate, modulation format and the IFFT size deployed. The size of the IFFT block considered in this work was 128. Oversampling is
necessary to separate the OFDM band from the mirror band created by the DAC and was chosen to be 1.28 [20]. As a result, 100 out of the 128 subcarriers can be utilized and since digital up-conversion is deployed, 25 channels are used to convey data. This led to an effective bandwidth of 4.18 GHz and a bitrate of 8.36 Gbit/s using QPSK. The 50 bits were modulated to form 25 complex values representing the QPSK constellations and fed to the 26:50 IFFT ports. This maps the OFDM data onto the 4.18–8.36 GHz band. On each clock cycle, the IFFT core generated 128 complex outputs, each with 8 or 10-bit resolution. The choice of IFFT resolutions will be discussed in detail in sections III and IV. In this work, only the real values were used, which were clipped and converted to 4-bit words for the DAC. The clipping circuits operate in an identical way to the scaling circuits used in [25] and the clipping factors (minimum/maximum amplitude and scaling) could be updated during operation. The optimum clipping ratio is dependent on the DAC resolution as described in [20]. The resulting 128 4-bit words were rearranged to 16 32-bit words for output by the MGTs and appropriately delayed for alignment purposes.

III. IFFT CORE DESIGN & ALGORITHM

In this section, we discuss the hardware implementation of the Inverse Fast Fourier Transform (IFFT) used in the OFDM transmitter. In order to meet system performance goals, the IFFT core must be capable of sustaining a very high throughput of one transform (128 points) per cycle. This requirement presents a challenge, but also allows for the consideration of interesting algorithmic options that are not practical in typical hardware implementations of the IFFT.

We utilized an automated tool called Spiral [26], [27] to explore a wide space of possible options, choose the one that best fits our specific requirements, and automatically generate a hardware implementation of it. Although our current implementation targets a Xilinx Virtex-4 FX 100 FPGA, our design and methodology are not FPGA-specific; this work can be viewed as a prototype for future ASIC (application-specific integrated circuit) implementation.

Inverse discrete Fourier transform: The inverse discrete Fourier transform on $n$ points is defined as the matrix-vector product $y = \text{IDFT}_n \cdot x$, where $x$ and $y$ are respectively complex input and output vectors of length $n$, and $\text{IDFT}_n = (1/n) \cdot \left[ \alpha_{n,k,l}^j \right]_{0 \leq k,l < n}$ where $\alpha_n = e^{-2\pi i/n}$ and $i = \sqrt{-1}$. Computing an $n$ point IDFT by definition (that is, by performing a matrix-vector multiplication) requires $O(n^3)$ arithmetic operations.

Inverse fast Fourier transform algorithms: Well-known inverse fast Fourier transform (IFFT) algorithms can be used to calculate an $n$ point IDFT using $O(n \log n)$ arithmetic operations. The Kronecker product formalism described in [28] allows an IFFT algorithm to be written as a factorization of the dense IDFT matrix into a product of structured sparse matrices. In general, the IFFT algorithms specified in this way each have the same asymptotic arithmetic cost of $O(n \log n)$, but they differ in the degree of regularity exhibited and in the exact number of arithmetic operations.

Spiral [26], [27] is a hardware and software generation and optimization framework that utilizes this mathematical formalism to automatically produce implementations of transforms such as the IDFT. Using Spiral, we explore a wide space of algorithmic and datapath options and automatically generate customized hardware implementations of each.

![Dataflow graph for Pease IFFT on 8 points. Each butterfly (basic block) performs one addition, one subtraction, and one multiplication (all on complex data). Solid lines: paths taken by data elements; Solid circles: interconnection nodes between butterflies](image)

**IFFT selection and implementation:** Our goal was to implement a hardware core to perform an IFFT of 128 data points on the Xilinx Virtex-4 FX 100 FPGA. The core must operate on fixed-point complex data and must appropriately scale the data to guarantee that overflow will not occur. The implementation must support a throughput of one transform per cycle (128 complex samples per cycle), at a frequency of 167.25 MHz. This gives an overall throughput requirement of 167.25 million transforms per second, or 21.4 billion samples per second.

Typically, hardware implementations of the IFFT require that the IFFT algorithm be very regular, in order to employ sequential reuse, where computational elements are time-multiplexed and a small number of data elements are processed at a time. Sequential reuse allows the reduction of circuit area at the cost of slower computation [26]. However, in the proposed application, all 128 data elements must be processed in parallel (as opposed to a few at a time) in order to meet the throughput requirement. So, we must instead implement the IFFT using a fully unrolled datapath, which is one that does not include any sequential reuse. Such a datapath will require a large number of computational elements, but will allow additional freedom in the algorithm selection. We evaluated automatically generated IFFT cores derived from two families of IFFT algorithms: one that is very regular and relatively simple, and one that is irregular but with lower computational cost.

**Pease IFFT algorithm:** The radix 2 Pease IFFT algorithm has a highly regular structure and is frequently used in hardware implementations of the IFFT. The algorithm (for $n$ data points) consists of $\log_2(n)$ stages, each performing $n/2$ “butterflies,” or basic blocks that perform one addition, one subtraction, and one complex multiplication. This algorithm...
may be viewed as a reordering of the commonly-seen Cooley-Tukey decimation-in-time or decimation-in-frequency IFFT algorithms. Fig. 2 illustrates this algorithm’s dataflow for \( n = 8 \); the solid lines show the movement of data between the butterflies. Using Spiral, we generated hardware cores using the Pease IFFT for \( n = 128 \). Each core requires 2,308 adders/subtractors and 908 multipliers (each operating on real values). Spiral’s automatic pipelining results in 36 stages. We consider designs with different values of fixed point precision (4, 6, 8, ..., 14 bits). For each, we synthesized and place/routed the design using Xilinx Integrated Software Environment (ISE) suite of FPGA tools. In Fig. 3, we plot the number of FPGA slices (reconfigurable logic elements) required for each design (represented as black circles). We observe that only the 4, 6, and 8 bit designs fit on our target FPGA.

Searching across a space of IFFT algorithms: Although algorithms such as Pease are frequently used in the hardware implementation of IFFTs, there are many others one can consider. Typically, these algorithms recursively break down a large IDFT into smaller ones. This type of algorithm can reduce the arithmetic cost, but results in a structure with less regularity.

![IFFT 128 on Virtex-4 FX 100 FPGA](image)

Fig. 3. Area consumed (in FPGA slices) versus fixed point precision for IFFT cores based on the Pease IFFT algorithm and the higher-radix IFFT algorithm found by search. Points above the dashed line are larger than the target FPGA. All points that fit on the target FPGA were able to meet timing requirements.

Using Spiral, we are able to explore many recursive IFFT algorithms and flatten each into an unrolled structure. Then, we can search over many alternatives to find the algorithm with the lowest cost. For this system, the best algorithm found is a mix of radix 8 and radix 16 IFFTs, resulting in 2,192 adders/subtractors and 664 multipliers (a reduction of more than 25% of the multipliers used in the Pease implementation). Again, we use Spiral to generate designs based on this algorithm for various values of fixed point precision. In Fig. 3, we plot the number of slices needed for each design (as black triangles). We observe that designs based on this algorithm require on average 37% fewer slices than their Pease IFFT counterparts. Designs of up to 12 bits of precision are able to fit on the target FPGA, an improvement of four bits.

**Numerical accuracy:** In Table I, we present an analysis of the root mean squared error (RMSE) and signal to noise ratio (SNR) for the IFFT designs generated from this algorithm. For each design, we perform 512 IFFT computations and calculate RMSE and SNR for each vector. For each design, we report the mean and standard deviation of the 512 values for RMSE and SNR. We calculate RMSE and SNR as follows, where \( S \) is the measured output vector and \( T \) is the expected output vector.

\[
\text{RMSE} = \sqrt{\frac{1}{N} \sum_{n=0}^{N-1} |S_n - T_n|^2}
\]

\[
\text{SNR} = \frac{\sum_{n=0}^{N-1} |T_n|^2}{\sum_{n=0}^{N-1} |S_n - T_n|^2}
\]

A 2-bit increase in fixed-point precision causes the maximum magnitude of each data word to increase by a factor of 4. Table I illustrates that such an increase yields a decrease in RMSE of approximately a factor of 4 and an increase in SNR of approximately a factor of \( 4^2 = 16 \).

**Pruning:** Depending on which subcarriers are utilized, a number of IFFT inputs will always be zero. Because we consider fully unrolled designs, this makes it possible to prune out a number of unnecessary operations from the early stages of the IFFT, resulting in a modest decrease in required area. We do this by adding a simple wrapper around the IFFT core and allowing the synthesis tool to perform simplification. In Fig. 2 (white data markers), we evaluate this technique on both IFFT algorithms discussed above, assuming that only a quarter of the IFFT inputs are non-zero. On average, we observe an 8.3% decrease in the number of slices.

**IV. Simulation Model & results**

In this section, we examine the theoretical impact of the limited resolution of the tandem IFFT-DAC on the
performance of the transmitter described in section II. The simulation model was setup as follows. First, the hardware description of the DSP section, including the Spiral-generated IFFT cores, was obtained and simulated using ModelSim. The digital output was then fed to a Matlab model that emulated (a) 8-bit (b) 10-bit (c) 12-bit (d) 16-bit.

First, only the analog path was simulated and no optical transmission was considered to isolate the impact of hardware resolution from optical implementation penalties. The quality of the signals was assessed from the resulting constellations through the use of the error vector magnitude (EVM) which is a measure of distances between the ideal constellation and the symbol positions, normalized to the peak constellation symbol magnitude \( v_{\text{max}} \). The EVM is given by [29]:

\[
EVM = \sqrt{\frac{1}{N} \sum_{k=1}^{N} \left| I_k - \bar{I}_k \right|^2 + Q_k - \bar{Q}_k \right|^2}
\]

where \( I_k \) and \( Q_k \) are the components of the \( k \)-th received symbol and \( \bar{I}_k \) and \( \bar{Q}_k \) are the components of the \( k \)-th ideal symbol.

Figure 4 shows the OFDM spectra taken at the output of the DAC and obtained using 8, 10, 12 and 16-bit IFFT with an ideal DAC (no quantization noise). Unwanted frequency components across the 10.7 GHz bandwidth, in addition to the OFDM band, can be observed in Fig. 4 (a) using 8-bit IFFT. These tones are reduced in intensity and occupy a smaller bandwidth (0-3 GHz) when the IFFT resolution is increased to 10-bit (Fig. 4 (b)). The unwanted tones become negligible at 12-bit IFFT (0-1.5 GHz) and disappear when the resolution is increased to 16-bit (Fig 4 (c-d) respectively).

The performance does not improve for higher IFFT precisions and is limited by the DAC resolution. A 3 dB improvement can be observed in the case of a 4-bit DAC by increasing the IFFT resolution from 8 to 10 bits. Increasing precision of the IFFT beyond 10 bits only leads to marginal improvements (0.2 dB). It can be observed in the case of a 6-bit DAC that significant improvements of 9 and 11.4 dB can be achieved by increasing the IFFT resolution from 8 to 10 and 12 bits respectively. Only marginal improvements can be achieved by deploying higher precision IFFT. Therefore it can be deduced that the optimum IFFT resolution for a good tradeoff between precision and complexity is 10-bit for both 3 and 4-bit DACs and 12-bit for 6-bit DACs. Additionally, Fig. 5 shows that the overall system performance can be significantly improved by deploying a 6-bit DAC (assuming quantization noise is the dominant source of noise). For instance, increasing the DAC resolution from 4 to 6 bits, improves the EVM of the system by over 10 dB assuming IFFT resolutions of 12 bits or more.

After investigating the analog path, the theoretical optical performance is studied next. The transmitter of Fig. 1 (a) was
simulated using an ideal optical filter (brick-wall filter) to suppress one sideband. The receiver consisted of an ideal 11 GHz optical filter, a photodiode, a 10.7 GHz electrical filter and the ideal OFDM decoder previously described. The OSNR (0.1 nm RBW) versus EVM for 3, 4 and 6-bit DACs is shown in Fig. 6. The optimum IFFT precision derived before was used in each case i.e. 10-bit IFFT for the 3 and 4-bit DACs and 12-bit IFFT for the 6-bit DAC.

![Fig. 6 EVM vs. OSNR for different DAC resolutions](image)

It can be observed that the required OSNR for a BER of $10^{-3}$ (EVM = -9.8 dB) in the case of the 3-bit DAC is 10.6 dB. In the case of 4 and 6-bit DAC resolutions, the required OSNR is 9.8 dB.

V. EXPERIMENTAL VERIFICATION & TRANSMISSION

A. Analog Characterization

In this section, the operation of the DSP and the analog front-end of the transmitter was experimentally investigated. The output of the DAC in Fig. 1 (a) was directly connected to a 50 GS/s, 8-bit resolution real-time sampling oscilloscope (electrical back-to-back measurements). The obtained signals were demodulated by offline DSP using the same ideal receiver model described in the previous section. Synchronization was carried out by sending two consecutive OFDM symbols carrying identical known data (training symbols) every $2^{17}$ bits. The two symbols were then correlated at the receiver to achieve synchronization. It was shown in Fig. 3 that IFFT resolutions up to 12 bits can be deployed on the target FPGA. However a 12-bit IFFT core consumes almost 100% of the logic and could not be used in conjunction with other DSP functions and hence the experimental investigation was limited to 8 and 10-bit designs.

![Fig. 7 Experimental electrical OFDM spectra using (a) 8-bit IFFT (b) 10-bit IFFT](image)

Figure 7 shows the electrical spectra for the 8 and 10-bit IFFT designs, obtained by taking the Fourier transform of the measured time domain waveforms. The unwanted frequency components can be observed and, as expected from the simulations (Fig. 4), are less pronounced in the case of the 10-bit IFFT design. The discrepancies between the simulated and the experimental spectra are mainly due to the transfer functions and electrical noise of the DAC, the RF amplifier and the sampling scope. The frequency roll-off due to the DAC can be clearly seen in Fig. 7 where the difference in amplitude between the high and low frequency sub-carriers is approximately 5 dB. This leads to a different SNR for the different sub-channels resulting in a difference in quality. This is observed in Fig. 8 where the EVM and the corresponding BER of the different sub-channels using 8 and 10-bit IFFT cores are shown. The BER was obtained from the EVM using the equation presented in [29] assuming Gaussian statistics. The noise in our system is Gaussian-like and consists of a convolution of different sources of noise such as the DAC, the RF amplifier and the sampling scope.

![Fig. 8 EVM and corresponding BER of the different sub-channels for 8 and 10-bit IFFT designs](image)

It can be observed from Fig. 8 that the EVM increases with increasing subcarrier frequencies due to the DAC frequency roll-off. In other words the lower frequency sub-channels have better SNR than the higher frequency ones. In theory and according to Fig. 5, the improvement in the EVM by increasing the IFFT resolution from 8 to 10-bit is expected to be between 1.3 and 3 dB considering the DAC effective number of bits is between 3 and 4 (estimated ENOB \( \approx 3.4 \)). It can be observed from Fig. 8 that a 1.5 dB improvement was achieved for the lower frequency subcarriers, which agrees with the simulations. The improvement in the higher frequency sub-channels was only 0.5 because of the relatively higher DAC electrical noise which was not included in the simulations. The overall improvement in the average EVM was approximately 1.1 dB. In the following section, all the results are for the 10-bit IFFT design.

B. Optical Characterization & Transmission

The analog part of the real-time transmitter was connected
to a Mach-Zehnder modulator and an optical filter (Fig. 1 (a)) and used to generate an 8.36 Gbit/s SSB optical OFDM signal for direct detection. An EDFA was deployed before the optical filter to boost the signal and compensate for its loss. The output QPSK constellation and the optical spectrum of the single sideband OFDM signal (0.01nm RBW) are shown in the inset of Fig. 9 (optical back-to-back).

The EVM for each sub-channel in the optical back-to-back case is shown in Fig. 11 (squares). A 1 dB implementation penalty can be observed between the electrical and optical back-to-back performance through comparison with the 10-bit IFFT curve of Fig. 8. The EVM against OSNR (0.1nm RBW) of the transmitter was measured in the optical back-to-back configuration using noise loading and is shown in Fig. 10. The circle markers show the average EVM across all 25 sub-channels where it can be observed that an EVM of -9.8 dB (BER = 10^-3) was measured for an OSNR of 17 dB. The dashed and the solid lines represent the theoretical curves for a 3 and 4-bit DAC respectively. These were generated using a 50 GHz Gaussian optical filter and a 16 GHz electrical Bessel filter (5th order) at the receiver. It can be seen that the average EVM of the system is worse than the 3-bit DAC theoretical curve because of the DAC roll-off. We expect the average EVM of the system to be in the same range as the first 5 sub-channels should the DAC roll-off pre-equalization be deployed and this is in good agreement with the theory considering that the ENOB is approximately 3.4 (Fig. 10 triangles).

The optical OFDM transmitter was used in a recirculating loop experiment as shown in Fig. 9. The loop consisted of an 80 km span of standard SMF and no optical dispersion compensation was deployed. The signal was circulated 10 and 20 times for total distances of 800 and 1600 km with -3 dBm launch power. A cyclic prefix was not implemented in this work and dispersion equalization was performed offline, before the FFT, at the receiver. The unequalized and equalized constellations after 1600km are shown in the inset of Fig. 9.

The EVM per sub-channel was measured after transmission and is shown in Fig. 11. The average EVM of the system were -12.8 and -11.1 dB after 800 and 1600 km with measured OSNR of 23 and 20 dB respectively. The OSNR penalty, compared to the back-to-back, after 800 km was negligible while it was 0.6 dB after 1600 km. The BER of the system was measured for the latter case using offline error counting and was found to be 2×10^-4.

VI. DISCUSSION

We have assessed in sections IV and V the impact of the limited IFFT and DAC resolutions on the performance of optical OFDM systems. Table 2 is a summary of these results and can be used as a guide for the design of real-time implementations of such systems. The optimum IFFT resolution relates to the best trade off between the output precision and the DSP complexity. The analog EVM represents the quality of the signal at the output of the DAC.
These parameters are valid for the proposed transmission design and may change if, for instance, all subcarriers are used to convey data or the IFFT size increases. An $n$-point IFFT consists of $\log_2(n)$ stages of multiplication and therefore an increase in the IFFT size leads to larger errors due to more rounding and truncations. The DAC frequency roll-off also affects the performance of OFDM transmitters which require a relatively flat frequency response. This can be seen in the optical back-to-back performance of Fig. 11, where the low frequency channels are error free while the high frequency ones have a BER of approximately $10^{-6}$. Digital pre-equalization of the DAC response is relatively easy to implement and, although results in a slightly lower effective number of bits, will result in an improvement in the system performance.

VII. CONCLUSION

We have investigated the design of a 21.4 GS/s real-time FPGA-based transmitter used to generate 8.34 Gbit/s digitally-upconverted direct-detection OFDM signals. We have theoretically and experimentally studied the impact of the finite IFFT and DAC resolutions on the performance of the system. The 8.34 Gbit/s signals were generated and transmitted over 800 then 1600 km of uncompensated standard fiber with finite IFFT and DAC resolutions on the performance of the system. These parameters are valid for the proposed transmission design and may change if, for instance, all subcarriers are used to convey data or the IFFT size increases. An $n$-point IFFT consists of $\log_2(n)$ stages of multiplication and therefore an increase in the IFFT size leads to larger errors due to more rounding and truncations. The DAC frequency roll-off also affects the performance of OFDM transmitters which require a relatively flat frequency response. This can be seen in the optical back-to-back performance of Fig. 11, where the low frequency channels are error free while the high frequency ones have a BER of approximately $10^{-6}$. Digital pre-equalization of the DAC response is relatively easy to implement and, although results in a slightly lower effective number of bits, will result in an improvement in the system performance.

The authors would like to thank Prof. Polina Bayvel and Dr. Seb Savory for useful comments and discussions.

REFERENCES


Yannis Benlachtar (M’06) received the B.Eng. Degree in electronic and electrical engineering with a Diploma in Industrial Studies from Loughborough University, UK in 2001. He obtained the PhD degree from University College London (UCL), UK in 2006 for his work on advanced performance monitoring techniques for future all-optical networks in collaboration with BT Ipswich, UK. Between 1999 and 2000 he worked in software development and project management at the Nortel Networks laboratories in Maidenhead, UK, where he was awarded a scholarship for his exceptional achievements. Since 2006, he has been working as a Research Fellow in the Optical Networks Group (ONG), department of Electronic & Electrical Engineering (UCL) and has been actively contributing to the field of impairment pre and post compensation and advanced modulation formats in fiber optic communications. Yannis’s current research interests lie in the development of advanced modulation techniques such as OFDM for short and long-haul transmissions.

Philip M. Watts (M’04) obtained the BSc in Applied Physics from the University of Nottingham in 1991. He obtained the MSc in Technologies for Broadband Communications and PhD from University College London in 2003 and 2008 respectively. His PhD work focused on the compensation of transmission impairments in optical communications using analog and digital signal processing.

From 1991 to 2000, he worked with the GEC Marconi Research Centre (Chelmsford, UK) on the development of optical systems products including diode pumped lasers, coherent optical sensors and adaptive optics. From 2000 to 2002, he was senior optical hardware engineer with Nortel Networks (Harlow, UK and Ottawa, Canada) with responsibility for next generation DWDM optical demultiplexer product development. He has collaborated or consulted with Intel, Azea Networks, Huawei technologies and the European Patent Office. He currently holds the Brunel Fellowship (awarded by the Royal Commission for the Exhibition of 1851) at the University of Cambridge where his research is exploring the implications of the latest photonic components on computer networks. He has published more than thirty papers and patents in the field of optical technology and was awarded the IEEE Photonics Society (formerly LEOS) postgraduate student fellowship in 2006.

Rachid Bouziane received the MEng degree in Electronic Engineering with Communications from University College London (UCL), London, UK in 2008, and is currently working toward the PhD degree with the Optical Networks Group at the same university. His research interests include Optical OFDM and digital signal processing.

Robert J. Koutsoyannis was born in Plantation Florida, USA, 1985. He received the B.S.Eng degree in electrical and computer engineering from Duke University, North Carolina, USA, in 2008. He is currently working toward the PhD. degree in electrical and computer engineering at Carnegie Mellon University, Pittsburgh Pennsylvania, USA. He is co-advised by Dr. James C. Hoe and Dr. Markus Püschel. His research interests include optimization of computer hardware for digital signal processing and optical OFDM.

Robert Koutsoyannis is an Intel 2009 summer fellow at Intel Labs, Pittsburgh Pennsylvania, USA.

Peter A. Milder (S’05) received the M.S. and B.S. degrees in electrical and computer engineering from Carnegie Mellon University, Pittsburgh, PA, USA, in 2005 and 2004, respectively. He is currently a doctoral candidate in the Electrical and Computer Engineering Department at Carnegie Mellon. His research interests include design automation, high-level synthesis, signal processing, and FPGA design.

James C. Hoe is Professor and Associate Department Head of Electrical and Computer Engineering at Carnegie Mellon University. He received his Ph.D. in IECE from Massachusetts Institute of Technology in 2000. He is interested in many aspects of computer architecture and digital hardware design, including the specific areas of fault-tolerant processors and systems; high-level hardware description and synthesis; and computer simulation and prototyping technologies. He co-directs the Computer Architecture Lab at Carnegie Mellon (CALCM) and is affiliated with the Center for Silicon System Implementation (CSSI) and the Carnegie Mellon CyLab. He heads the OpenSPARC Center of Excellence at Carnegie Mellon. For more information, please visit http://www.ece.cmu.edu/~jhoe.

Markus Püschel (M’99–SM’05) is a Professor of Electrical and Computer Engineering at Carnegie Mellon University. He received his Diploma (M.Sc.) in Mathematics and his Doctorate (Ph.D.) in Computer Science, in 1995 and 1998, respectively, both from the University of Karlsruhe, Germany. From 1998-1999 he was a Postdoctoral Researcher at Mathematics and Computer Science, Drexel University. Since 2000 he has been with Carnegie Mellon University. He was an Associate Editor for the IEEE Transactions on Signal Processing, the IEEE Signal Processing Letters, was a Guest Editor of the Proceedings of the IEEE and the Journal of Symbolic Computation, and served on various program committees of conferences in computing, compilers, and programming languages. He is a recipient of the Outstanding Research Award of the College of Engineering at Carnegie Mellon and theEta Kappa Nu Award for Outstanding Teaching. He also holds the title of Privatdozent at the University of Technology, Vienna, Austria. His research interests include fast computing, algorithms, applied mathematics, and signal processing theory/software/hardware.

Madeleine Glick (M-87) is a Principal Engineer at Intel Labs Pittsburgh and an Adjunct Professor in the ECE Department of Carnegie Mellon University. She received the Ph.D. degree in physics from Columbia University, New York, in 1988. Her research examined electooptic effects in GaAs- and InP-based materials. From 1992 to 1996,
she was a Research Associate with CERN, Geneva, Switzerland, as part of the Lightwave Links for Analogue Signal Transfer Project. From 1997 to 2001, she was with GEC Marconi, first in Caswell, U.K., as a Project Leader for the work on high-speed InGaAs photodetectors, and then with the Marconi Research Laboratory, Cambridge, U.K., where she pursued research in optical systems. In 2002, she joined Intel Research Laboratory, Cambridge, and since 2007 is at Intel Labs Pittsburgh. Her research interests include signal processing and coding for optical links and optical switching and interconnection networks for high performance computers and next generation data centers. 

Dr. Glick is a Fellow of the Institute of Physics. She has served on the program committee of the IEEE LEOS General Meeting from 2006-2008 on the Optical Networking and Systems subcommittee. She has also served on the organizing committees of other OSA and IEEE conferences including the Topical Meeting on Advanced Digital Signal Processing (DSP) in Next Generation Fiber Optic Transmission and ECOC (2006-2008). She is an associate editor of the Journal of Optical Communications and Networking and is on the Editorial Advisory Committee of OSA Optics and Photonics News. Dr. Glick is a Fellow of the Institute of Physics

Robert I. Killey (M’90) received the B.Eng. degree in electronic and communications engineering from the University of Bristol, U.K., in 1992 and the M.Sc. degree from University College London (UCL), U.K., in 1994. He received the D.Phil. degree from the University of Oxford, U.K., in 1998. Following this, he joined the Optical Networks Group at UCL where is currently a Senior Lecturer. His research interests include nonlinear fiber effects in WDM transmission systems, wavelength-routed optical networks, and high speed digital signal processing. He is an Associate Editor of the IEEE/OSA Journal of Optical Communications and Networks and has served on the technical program committees of ECOC and OECC conferences, and IEEE Photonics Society meetings. He has authored/coauthored over 100 journal and conference papers.