Publications
Filtered as:
all types
- all years
- all authors
- keyword:
Acceleration
Sorted by:
author
Corresponding
bibtex list
Akin, Berkin
- Qi Guo, Tze-Meng Low, N. Alachiotis, Berkin Akin, Lawrence Pileggi, James C. Hoe and Franz Franchetti
Enabling Portable Energy Efficiency with Memory Accelerated Library
Proc. MICRO, 2015
- Qi Guo, N. Alachiotis, Berkin Akin, F. Sadi, G. Xu, Tze-Meng Low, Lawrence Pileggi, James C. Hoe and Franz Franchetti
3D-Stacked Memory-Side Acceleration: Accelerator and System Design
Proc. Workshop on Near Data Processing (WONDP), 2014
- Berkin Akin, Franz Franchetti and James C. Hoe
Understanding the Design Space of DRAM-optimized Hardware FFT Accelerators
Proc. IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP), pp. 248-255, 2014
- Qiuling Zhu, Berkin Akin, H. E. Sumbul, F. Sadi, James C. Hoe, Lawrence Pileggi and Franz Franchetti
A 3D-Stacked Logic-in-Memory Accelerator for Application-Specific Data Intensive Computing
Proc. IEEE International 3D Systems Integration Conference (3DIC), pp. 1-7, 2013
Alachiotis, N.
- Qi Guo, Tze-Meng Low, N. Alachiotis, Berkin Akin, Lawrence Pileggi, James C. Hoe and Franz Franchetti
Enabling Portable Energy Efficiency with Memory Accelerated Library
Proc. MICRO, 2015
- Qi Guo, N. Alachiotis, Berkin Akin, F. Sadi, G. Xu, Tze-Meng Low, Lawrence Pileggi, James C. Hoe and Franz Franchetti
3D-Stacked Memory-Side Acceleration: Accelerator and System Design
Proc. Workshop on Near Data Processing (WONDP), 2014
Al Badawi, A.
- N. Zhang, H. Gamil, P. Brinich, B. Reynwar, A. Al Badawi, N. Neda, D. Soni, K. Canida, Y. Polyakov, P. Broderick, M. Maniatakos, A. G. Schmidt, M. Franusich, Jeremy Johnson, B. Reagen, D. B. Cousins and Franz Franchetti
Towards Full-Stack Acceleration for Fully Homomorphic Encryption
Proc. High Performance Extreme Computing (HPEC), 2022
Brinich, P.
- N. Zhang, H. Gamil, P. Brinich, B. Reynwar, A. Al Badawi, N. Neda, D. Soni, K. Canida, Y. Polyakov, P. Broderick, M. Maniatakos, A. G. Schmidt, M. Franusich, Jeremy Johnson, B. Reagen, D. B. Cousins and Franz Franchetti
Towards Full-Stack Acceleration for Fully Homomorphic Encryption
Proc. High Performance Extreme Computing (HPEC), 2022
Broderick, P.
- N. Zhang, H. Gamil, P. Brinich, B. Reynwar, A. Al Badawi, N. Neda, D. Soni, K. Canida, Y. Polyakov, P. Broderick, M. Maniatakos, A. G. Schmidt, M. Franusich, Jeremy Johnson, B. Reagen, D. B. Cousins and Franz Franchetti
Towards Full-Stack Acceleration for Fully Homomorphic Encryption
Proc. High Performance Extreme Computing (HPEC), 2022
Canida, K.
- N. Zhang, H. Gamil, P. Brinich, B. Reynwar, A. Al Badawi, N. Neda, D. Soni, K. Canida, Y. Polyakov, P. Broderick, M. Maniatakos, A. G. Schmidt, M. Franusich, Jeremy Johnson, B. Reagen, D. B. Cousins and Franz Franchetti
Towards Full-Stack Acceleration for Fully Homomorphic Encryption
Proc. High Performance Extreme Computing (HPEC), 2022
Chen, S.
- L. Tang, S. Chen, K. Harisrikanth, G. Xu, K. Mai and Franz Franchetti
A High Throughput Hardware Accelerator for FFTW Codelets: A First Look
Proc. High Performance Extreme Computing (HPEC), 2022
Chen, Tianshi
- Qi Guo, Tianshi Chen, Y. Chen and Franz Franchetti
Accelerating Architectural Simulation Via Statistical Techniques: A Survey
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 35, No. 3, pp. 433-446, 2016
Chen, Y.
- Qi Guo, Tianshi Chen, Y. Chen and Franz Franchetti
Accelerating Architectural Simulation Via Statistical Techniques: A Survey
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 35, No. 3, pp. 433-446, 2016
Cousins, D. B.
- N. Zhang, H. Gamil, P. Brinich, B. Reynwar, A. Al Badawi, N. Neda, D. Soni, K. Canida, Y. Polyakov, P. Broderick, M. Maniatakos, A. G. Schmidt, M. Franusich, Jeremy Johnson, B. Reagen, D. B. Cousins and Franz Franchetti
Towards Full-Stack Acceleration for Fully Homomorphic Encryption
Proc. High Performance Extreme Computing (HPEC), 2022
Franchetti, Franz
- L. Tang, S. Chen, K. Harisrikanth, G. Xu, K. Mai and Franz Franchetti
A High Throughput Hardware Accelerator for FFTW Codelets: A First Look
Proc. High Performance Extreme Computing (HPEC), 2022
- N. Zhang, H. Gamil, P. Brinich, B. Reynwar, A. Al Badawi, N. Neda, D. Soni, K. Canida, Y. Polyakov, P. Broderick, M. Maniatakos, A. G. Schmidt, M. Franusich, Jeremy Johnson, B. Reagen, D. B. Cousins and Franz Franchetti
Towards Full-Stack Acceleration for Fully Homomorphic Encryption
Proc. High Performance Extreme Computing (HPEC), 2022
- F. Sadi, Joe Sweeney, S. McMillan, Tze-Meng Low, James C. Hoe, Lawrence Pileggi and Franz Franchetti
PageRank Acceleration for Large Graphs with Scalable Hardware and Two-Step SpMV
Proc. High Performance Extreme Computing (HPEC), 2018
- F. Sadi, Lawrence Pileggi and Franz Franchetti
3D DRAM Based Application Specific Hardware Accelerator for SpMV
High Performance Extreme Computing Conference (HPEC), 2016
- Qi Guo, Tianshi Chen, Y. Chen and Franz Franchetti
Accelerating Architectural Simulation Via Statistical Techniques: A Survey
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 35, No. 3, pp. 433-446, 2016
- Jiyuan Zhang, Tze-Meng Low, Qi Guo and Franz Franchetti
A 3D-Stacked Memory Manycore Stencil Accelerator System
Proc. Workshop on Near Data Processing (WONDP), 2015
- Qi Guo, Tze-Meng Low, N. Alachiotis, Berkin Akin, Lawrence Pileggi, James C. Hoe and Franz Franchetti
Enabling Portable Energy Efficiency with Memory Accelerated Library
Proc. MICRO, 2015
- Tze-Meng Low, Qi Guo and Franz Franchetti
Optimizing Space Time Adaptive Processing Through Accelerating Memory-Bounded Operations
Proc. High Performance Extreme Computing (HPEC), 2015
- Qi Guo, N. Alachiotis, Berkin Akin, F. Sadi, G. Xu, Tze-Meng Low, Lawrence Pileggi, James C. Hoe and Franz Franchetti
3D-Stacked Memory-Side Acceleration: Accelerator and System Design
Proc. Workshop on Near Data Processing (WONDP), 2014
- Berkin Akin, Franz Franchetti and James C. Hoe
Understanding the Design Space of DRAM-optimized Hardware FFT Accelerators
Proc. IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP), pp. 248-255, 2014
- Qiuling Zhu, Berkin Akin, H. E. Sumbul, F. Sadi, James C. Hoe, Lawrence Pileggi and Franz Franchetti
A 3D-Stacked Logic-in-Memory Accelerator for Application-Specific Data Intensive Computing
Proc. IEEE International 3D Systems Integration Conference (3DIC), pp. 1-7, 2013
- Qiuling Zhu, H. E. Sumbul, F. Sadi, James C. Hoe, Lawrence Pileggi and Franz Franchetti
Accelerating Sparse Matrix-Matrix Multiplication with 3D-Stacked Logic-in-Memory Hardware
Proc. High Performance Extreme Computing (HPEC), pp. 1-6, 2013
Franusich, M.
- N. Zhang, H. Gamil, P. Brinich, B. Reynwar, A. Al Badawi, N. Neda, D. Soni, K. Canida, Y. Polyakov, P. Broderick, M. Maniatakos, A. G. Schmidt, M. Franusich, Jeremy Johnson, B. Reagen, D. B. Cousins and Franz Franchetti
Towards Full-Stack Acceleration for Fully Homomorphic Encryption
Proc. High Performance Extreme Computing (HPEC), 2022
Gamil, H.
- N. Zhang, H. Gamil, P. Brinich, B. Reynwar, A. Al Badawi, N. Neda, D. Soni, K. Canida, Y. Polyakov, P. Broderick, M. Maniatakos, A. G. Schmidt, M. Franusich, Jeremy Johnson, B. Reagen, D. B. Cousins and Franz Franchetti
Towards Full-Stack Acceleration for Fully Homomorphic Encryption
Proc. High Performance Extreme Computing (HPEC), 2022
Guo, Qi
- Qi Guo, Tianshi Chen, Y. Chen and Franz Franchetti
Accelerating Architectural Simulation Via Statistical Techniques: A Survey
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 35, No. 3, pp. 433-446, 2016
- Jiyuan Zhang, Tze-Meng Low, Qi Guo and Franz Franchetti
A 3D-Stacked Memory Manycore Stencil Accelerator System
Proc. Workshop on Near Data Processing (WONDP), 2015
- Qi Guo, Tze-Meng Low, N. Alachiotis, Berkin Akin, Lawrence Pileggi, James C. Hoe and Franz Franchetti
Enabling Portable Energy Efficiency with Memory Accelerated Library
Proc. MICRO, 2015
- Tze-Meng Low, Qi Guo and Franz Franchetti
Optimizing Space Time Adaptive Processing Through Accelerating Memory-Bounded Operations
Proc. High Performance Extreme Computing (HPEC), 2015
- Qi Guo, N. Alachiotis, Berkin Akin, F. Sadi, G. Xu, Tze-Meng Low, Lawrence Pileggi, James C. Hoe and Franz Franchetti
3D-Stacked Memory-Side Acceleration: Accelerator and System Design
Proc. Workshop on Near Data Processing (WONDP), 2014
Harisrikanth, K.
- L. Tang, S. Chen, K. Harisrikanth, G. Xu, K. Mai and Franz Franchetti
A High Throughput Hardware Accelerator for FFTW Codelets: A First Look
Proc. High Performance Extreme Computing (HPEC), 2022
Hoe, James C.
- F. Sadi, Joe Sweeney, S. McMillan, Tze-Meng Low, James C. Hoe, Lawrence Pileggi and Franz Franchetti
PageRank Acceleration for Large Graphs with Scalable Hardware and Two-Step SpMV
Proc. High Performance Extreme Computing (HPEC), 2018
- Qi Guo, Tze-Meng Low, N. Alachiotis, Berkin Akin, Lawrence Pileggi, James C. Hoe and Franz Franchetti
Enabling Portable Energy Efficiency with Memory Accelerated Library
Proc. MICRO, 2015
- Qi Guo, N. Alachiotis, Berkin Akin, F. Sadi, G. Xu, Tze-Meng Low, Lawrence Pileggi, James C. Hoe and Franz Franchetti
3D-Stacked Memory-Side Acceleration: Accelerator and System Design
Proc. Workshop on Near Data Processing (WONDP), 2014
- Berkin Akin, Franz Franchetti and James C. Hoe
Understanding the Design Space of DRAM-optimized Hardware FFT Accelerators
Proc. IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP), pp. 248-255, 2014
- Qiuling Zhu, Berkin Akin, H. E. Sumbul, F. Sadi, James C. Hoe, Lawrence Pileggi and Franz Franchetti
A 3D-Stacked Logic-in-Memory Accelerator for Application-Specific Data Intensive Computing
Proc. IEEE International 3D Systems Integration Conference (3DIC), pp. 1-7, 2013
- Qiuling Zhu, H. E. Sumbul, F. Sadi, James C. Hoe, Lawrence Pileggi and Franz Franchetti
Accelerating Sparse Matrix-Matrix Multiplication with 3D-Stacked Logic-in-Memory Hardware
Proc. High Performance Extreme Computing (HPEC), pp. 1-6, 2013
Johnson, Jeremy
- N. Zhang, H. Gamil, P. Brinich, B. Reynwar, A. Al Badawi, N. Neda, D. Soni, K. Canida, Y. Polyakov, P. Broderick, M. Maniatakos, A. G. Schmidt, M. Franusich, Jeremy Johnson, B. Reagen, D. B. Cousins and Franz Franchetti
Towards Full-Stack Acceleration for Fully Homomorphic Encryption
Proc. High Performance Extreme Computing (HPEC), 2022
Low, Tze-Meng
- F. Sadi, Joe Sweeney, S. McMillan, Tze-Meng Low, James C. Hoe, Lawrence Pileggi and Franz Franchetti
PageRank Acceleration for Large Graphs with Scalable Hardware and Two-Step SpMV
Proc. High Performance Extreme Computing (HPEC), 2018
- Jiyuan Zhang, Tze-Meng Low, Qi Guo and Franz Franchetti
A 3D-Stacked Memory Manycore Stencil Accelerator System
Proc. Workshop on Near Data Processing (WONDP), 2015
- Qi Guo, Tze-Meng Low, N. Alachiotis, Berkin Akin, Lawrence Pileggi, James C. Hoe and Franz Franchetti
Enabling Portable Energy Efficiency with Memory Accelerated Library
Proc. MICRO, 2015
- Tze-Meng Low, Qi Guo and Franz Franchetti
Optimizing Space Time Adaptive Processing Through Accelerating Memory-Bounded Operations
Proc. High Performance Extreme Computing (HPEC), 2015
- Qi Guo, N. Alachiotis, Berkin Akin, F. Sadi, G. Xu, Tze-Meng Low, Lawrence Pileggi, James C. Hoe and Franz Franchetti
3D-Stacked Memory-Side Acceleration: Accelerator and System Design
Proc. Workshop on Near Data Processing (WONDP), 2014
Mai, K.
- L. Tang, S. Chen, K. Harisrikanth, G. Xu, K. Mai and Franz Franchetti
A High Throughput Hardware Accelerator for FFTW Codelets: A First Look
Proc. High Performance Extreme Computing (HPEC), 2022
Maniatakos, M.
- N. Zhang, H. Gamil, P. Brinich, B. Reynwar, A. Al Badawi, N. Neda, D. Soni, K. Canida, Y. Polyakov, P. Broderick, M. Maniatakos, A. G. Schmidt, M. Franusich, Jeremy Johnson, B. Reagen, D. B. Cousins and Franz Franchetti
Towards Full-Stack Acceleration for Fully Homomorphic Encryption
Proc. High Performance Extreme Computing (HPEC), 2022
McMillan, S.
- F. Sadi, Joe Sweeney, S. McMillan, Tze-Meng Low, James C. Hoe, Lawrence Pileggi and Franz Franchetti
PageRank Acceleration for Large Graphs with Scalable Hardware and Two-Step SpMV
Proc. High Performance Extreme Computing (HPEC), 2018
Neda, N.
- N. Zhang, H. Gamil, P. Brinich, B. Reynwar, A. Al Badawi, N. Neda, D. Soni, K. Canida, Y. Polyakov, P. Broderick, M. Maniatakos, A. G. Schmidt, M. Franusich, Jeremy Johnson, B. Reagen, D. B. Cousins and Franz Franchetti
Towards Full-Stack Acceleration for Fully Homomorphic Encryption
Proc. High Performance Extreme Computing (HPEC), 2022
Neda, N.
- N. Zhang, H. Gamil, P. Brinich, B. Reynwar, A. Al Badawi, N. Neda, D. Soni, K. Canida, Y. Polyakov, P. Broderick, M. Maniatakos, A. G. Schmidt, M. Franusich, Jeremy Johnson, B. Reagen, D. B. Cousins and Franz Franchetti
Towards Full-Stack Acceleration for Fully Homomorphic Encryption
Proc. High Performance Extreme Computing (HPEC), 2022
Pileggi, Lawrence
- F. Sadi, Joe Sweeney, S. McMillan, Tze-Meng Low, James C. Hoe, Lawrence Pileggi and Franz Franchetti
PageRank Acceleration for Large Graphs with Scalable Hardware and Two-Step SpMV
Proc. High Performance Extreme Computing (HPEC), 2018
- F. Sadi, Lawrence Pileggi and Franz Franchetti
3D DRAM Based Application Specific Hardware Accelerator for SpMV
High Performance Extreme Computing Conference (HPEC), 2016
- Qi Guo, Tze-Meng Low, N. Alachiotis, Berkin Akin, Lawrence Pileggi, James C. Hoe and Franz Franchetti
Enabling Portable Energy Efficiency with Memory Accelerated Library
Proc. MICRO, 2015
- Qi Guo, N. Alachiotis, Berkin Akin, F. Sadi, G. Xu, Tze-Meng Low, Lawrence Pileggi, James C. Hoe and Franz Franchetti
3D-Stacked Memory-Side Acceleration: Accelerator and System Design
Proc. Workshop on Near Data Processing (WONDP), 2014
- Qiuling Zhu, Berkin Akin, H. E. Sumbul, F. Sadi, James C. Hoe, Lawrence Pileggi and Franz Franchetti
A 3D-Stacked Logic-in-Memory Accelerator for Application-Specific Data Intensive Computing
Proc. IEEE International 3D Systems Integration Conference (3DIC), pp. 1-7, 2013
- Qiuling Zhu, H. E. Sumbul, F. Sadi, James C. Hoe, Lawrence Pileggi and Franz Franchetti
Accelerating Sparse Matrix-Matrix Multiplication with 3D-Stacked Logic-in-Memory Hardware
Proc. High Performance Extreme Computing (HPEC), pp. 1-6, 2013
Polyakov, Y.
- N. Zhang, H. Gamil, P. Brinich, B. Reynwar, A. Al Badawi, N. Neda, D. Soni, K. Canida, Y. Polyakov, P. Broderick, M. Maniatakos, A. G. Schmidt, M. Franusich, Jeremy Johnson, B. Reagen, D. B. Cousins and Franz Franchetti
Towards Full-Stack Acceleration for Fully Homomorphic Encryption
Proc. High Performance Extreme Computing (HPEC), 2022
Reagen, B.
- N. Zhang, H. Gamil, P. Brinich, B. Reynwar, A. Al Badawi, N. Neda, D. Soni, K. Canida, Y. Polyakov, P. Broderick, M. Maniatakos, A. G. Schmidt, M. Franusich, Jeremy Johnson, B. Reagen, D. B. Cousins and Franz Franchetti
Towards Full-Stack Acceleration for Fully Homomorphic Encryption
Proc. High Performance Extreme Computing (HPEC), 2022
Reynwar, B.
- N. Zhang, H. Gamil, P. Brinich, B. Reynwar, A. Al Badawi, N. Neda, D. Soni, K. Canida, Y. Polyakov, P. Broderick, M. Maniatakos, A. G. Schmidt, M. Franusich, Jeremy Johnson, B. Reagen, D. B. Cousins and Franz Franchetti
Towards Full-Stack Acceleration for Fully Homomorphic Encryption
Proc. High Performance Extreme Computing (HPEC), 2022
Sadi, F.
- F. Sadi
Accelerating Sparse Matrix Kernels with Co-optimized Architecture
PhD. thesis, Electrical and Computer Engineering, Carnegie Mellon University, 2018
- F. Sadi, Joe Sweeney, S. McMillan, Tze-Meng Low, James C. Hoe, Lawrence Pileggi and Franz Franchetti
PageRank Acceleration for Large Graphs with Scalable Hardware and Two-Step SpMV
Proc. High Performance Extreme Computing (HPEC), 2018
- F. Sadi, Lawrence Pileggi and Franz Franchetti
3D DRAM Based Application Specific Hardware Accelerator for SpMV
High Performance Extreme Computing Conference (HPEC), 2016
- Qi Guo, N. Alachiotis, Berkin Akin, F. Sadi, G. Xu, Tze-Meng Low, Lawrence Pileggi, James C. Hoe and Franz Franchetti
3D-Stacked Memory-Side Acceleration: Accelerator and System Design
Proc. Workshop on Near Data Processing (WONDP), 2014
- Qiuling Zhu, Berkin Akin, H. E. Sumbul, F. Sadi, James C. Hoe, Lawrence Pileggi and Franz Franchetti
A 3D-Stacked Logic-in-Memory Accelerator for Application-Specific Data Intensive Computing
Proc. IEEE International 3D Systems Integration Conference (3DIC), pp. 1-7, 2013
- Qiuling Zhu, H. E. Sumbul, F. Sadi, James C. Hoe, Lawrence Pileggi and Franz Franchetti
Accelerating Sparse Matrix-Matrix Multiplication with 3D-Stacked Logic-in-Memory Hardware
Proc. High Performance Extreme Computing (HPEC), pp. 1-6, 2013
Schmidt, A. G.
- N. Zhang, H. Gamil, P. Brinich, B. Reynwar, A. Al Badawi, N. Neda, D. Soni, K. Canida, Y. Polyakov, P. Broderick, M. Maniatakos, A. G. Schmidt, M. Franusich, Jeremy Johnson, B. Reagen, D. B. Cousins and Franz Franchetti
Towards Full-Stack Acceleration for Fully Homomorphic Encryption
Proc. High Performance Extreme Computing (HPEC), 2022
Soni, D.
- N. Zhang, H. Gamil, P. Brinich, B. Reynwar, A. Al Badawi, N. Neda, D. Soni, K. Canida, Y. Polyakov, P. Broderick, M. Maniatakos, A. G. Schmidt, M. Franusich, Jeremy Johnson, B. Reagen, D. B. Cousins and Franz Franchetti
Towards Full-Stack Acceleration for Fully Homomorphic Encryption
Proc. High Performance Extreme Computing (HPEC), 2022
Sumbul, H. E.
- Qiuling Zhu, Berkin Akin, H. E. Sumbul, F. Sadi, James C. Hoe, Lawrence Pileggi and Franz Franchetti
A 3D-Stacked Logic-in-Memory Accelerator for Application-Specific Data Intensive Computing
Proc. IEEE International 3D Systems Integration Conference (3DIC), pp. 1-7, 2013
- Qiuling Zhu, H. E. Sumbul, F. Sadi, James C. Hoe, Lawrence Pileggi and Franz Franchetti
Accelerating Sparse Matrix-Matrix Multiplication with 3D-Stacked Logic-in-Memory Hardware
Proc. High Performance Extreme Computing (HPEC), pp. 1-6, 2013
Sweeney, Joe
- F. Sadi, Joe Sweeney, S. McMillan, Tze-Meng Low, James C. Hoe, Lawrence Pileggi and Franz Franchetti
PageRank Acceleration for Large Graphs with Scalable Hardware and Two-Step SpMV
Proc. High Performance Extreme Computing (HPEC), 2018
Tang, L.
- L. Tang, S. Chen, K. Harisrikanth, G. Xu, K. Mai and Franz Franchetti
A High Throughput Hardware Accelerator for FFTW Codelets: A First Look
Proc. High Performance Extreme Computing (HPEC), 2022
Xu, G.
- L. Tang, S. Chen, K. Harisrikanth, G. Xu, K. Mai and Franz Franchetti
A High Throughput Hardware Accelerator for FFTW Codelets: A First Look
Proc. High Performance Extreme Computing (HPEC), 2022
- Qi Guo, N. Alachiotis, Berkin Akin, F. Sadi, G. Xu, Tze-Meng Low, Lawrence Pileggi, James C. Hoe and Franz Franchetti
3D-Stacked Memory-Side Acceleration: Accelerator and System Design
Proc. Workshop on Near Data Processing (WONDP), 2014
Zhang, Jiyuan
- Jiyuan Zhang
Accelerating the Motifs of Machine Learning Applications on Modern Processors
PhD. thesis, Electrical and Computer Engineering, Carnegie Mellon University, 2020
- Jiyuan Zhang, Tze-Meng Low, Qi Guo and Franz Franchetti
A 3D-Stacked Memory Manycore Stencil Accelerator System
Proc. Workshop on Near Data Processing (WONDP), 2015
Zhang, N.
- N. Zhang, H. Gamil, P. Brinich, B. Reynwar, A. Al Badawi, N. Neda, D. Soni, K. Canida, Y. Polyakov, P. Broderick, M. Maniatakos, A. G. Schmidt, M. Franusich, Jeremy Johnson, B. Reagen, D. B. Cousins and Franz Franchetti
Towards Full-Stack Acceleration for Fully Homomorphic Encryption
Proc. High Performance Extreme Computing (HPEC), 2022
Zhu, Qiuling
- Qiuling Zhu, Berkin Akin, H. E. Sumbul, F. Sadi, James C. Hoe, Lawrence Pileggi and Franz Franchetti
A 3D-Stacked Logic-in-Memory Accelerator for Application-Specific Data Intensive Computing
Proc. IEEE International 3D Systems Integration Conference (3DIC), pp. 1-7, 2013
- Qiuling Zhu, H. E. Sumbul, F. Sadi, James C. Hoe, Lawrence Pileggi and Franz Franchetti
Accelerating Sparse Matrix-Matrix Multiplication with 3D-Stacked Logic-in-Memory Hardware
Proc. High Performance Extreme Computing (HPEC), pp. 1-6, 2013